Cell-Aware Test
نویسندگان
چکیده
منابع مشابه
Cell-aware Production Test Results from a 350nm Automotive Design
This paper describes an approach to improve the overall defect coverage for a CMOS-based automotive design. We present results from a defect-oriented cellaware (CA) library characterization and patterngeneration flow and its application to 216 library cells and a high quality automotive design processed in a 350nm technology. The CA flow enabled us to detect cell-internal bridges and opens that...
متن کاملEnsure FinFET defect coverage with cell- aware test
The size and performance advantages of FinFETs are leading to a general industry adoption of these 3D transistors at the more advanced technology nodes. These complex transistors, however, exacerbate the existing concerns over quality and reliability at 16nm and below. While there has already been a lot of research into the types of defects that are likely to occur within FinFETs, understanding...
متن کاملDesign for test boot camp, part 3: Advanced fault models and cell-aware test
Modern semiconductor testing is based on the notion of a fault model, that is, the expected behavior (response) of a circuit when a defect is present. ATPG (Automatic test pattern generation) tools use fault models to find the patterns required to detect the presence of defects at all points in the circuit. In part 1 of this series we described the most basic fault models and associated tests: ...
متن کاملPhysically-Aware N-Detect Test
Physically-aware N-detect (PAN-detect) test improves defect coverage by exploiting defect locality. This paper presents physically-aware test selection (PATS) to efficiently generate PAN-detect tests for large industrial designs. Compared to traditional N-detect test, the quality resulting from PAN-detect is enhanced without any increase in test execution cost. Experiment results from an IBM in...
متن کاملTest-aware Combinatorial Interaction Testing
Combinatorial interaction testing (CIT) approaches systematically sample a given configuration space and select a set of configurations, in which each valid t-way option setting combination appears at least once. A battery of test cases are then executed in the selected configurations. Existing CIT approaches, however, do not provide a systematic way of handling test-specific inter-option const...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2014
ISSN: 0278-0070,1937-4151
DOI: 10.1109/tcad.2014.2323216